Contacto
Como comprar
Entrega
Guia de compras
SystemVerilog for Verification
Inglês
238 b
Política de devolução de 30 dias
Os clientes também compraram
/
Capa mole
81.51
€
/
Capa mole
13.26
€
SystemVerilog for Verification, A Guide to Learning the Testbench Language Features, Third Edition, is an academic edition that covers all verification features of the SystemVerilog language, with hundreds of examples to clearly explain the concepts and basic fundamentals. Features are described in an overall context of how to verify a design, and the advantages and disadvantages are presented so the reader can choose between alternatives.§The authors describe verification methodology concepts such as callbacks, factories, and generators. This textbook will contain problems at the end of each chapter, and instructors will have access to exam problems, homework and exam solutions plus a set of PowerPoint slides suitable for a one semester class at the undergraduate or graduate level.§This new edition will have many improvements, much of them provided through feedback from hundreds of readers. Enhancements include discussions of UVM, revised code examples and enhanced descriptions.
Sobre o livro
Inglês
Ofereça este livro hoje
É fácil
1 Adicione ao carrinho e escolha Entregar como presente ao finalizar a compra 2 Receberá um vale 3 O livro chegará ao endereço do destinatárioTambém pode estar interessado em
/
Capa mole
7.99
€
/
Capa mole
14.67
€
Olá! Sou o Libroamiko, o seu conselheiro de livros.
Como posso ajudar?