Contacto
Como comprar
Entrega
Guia de compras
Logic Synthesis and Verification Algorithms
Inglês
255 b
Até 30 dias para devoluções
Os clientes também compraram
Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. §Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics. §A unique feature of this text is the large collection of solved problems. §Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.
Sobre o livro
Inglês
Categorias
Ofereça este livro hoje
É fácil
1 Adicione ao carrinho e escolha Entregar como presente ao finalizar a compra 2 Receberá um vale 3 O livro chegará ao endereço do destinatárioTambém pode estar interessado em
/
Adobe ePub DRM
295.72
€
/
Capa mole
13.06
€
/
Capa mole
13.87
€
/
Capa mole
9.41
€
/
Livro de capa dura
67.28
€
/
Livro de capa dura
37.08
€
