Verificar estado da encomenda

Faça parte de uma comunidade de amantes de livros de todo o mundo e tenha acesso a uma série de benefícios. Crie uma conta gratuitamente

Correio DHL 7.99 € Correio DPD 4.49 € Ponto DPD 3.99 € Correio GLS 5.49 € Correio MRW 5.49 € Ponto GLS 4.49 €

Contacto

Como comprar

Ajuda

A minha conta

▸ Vazio :-(

Guide to Computer Processor Architecture

Name: Guide to Computer Processor Architecture
Brand: Springer Nature B.V.
SKU: 43416395
Price: 59.84 EUR
Availability: InStock
Author: Goossens Bernard Goossens
ISBN: 9783031180248

A RISC-V Approach, with High-Level Synthesis

Goossens Bernard Goossens

Língua

Inglês

Livro Capa mole

Código Libristo: 43416395

Editoras Springer Nature B.V., janeiro 2023

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V... Descrição completa

Código Libristo: 43416395

145 b

59.84 €

Armazenamento externo Envio em 10-18 dias

Até 30 dias para devoluções

Os clientes também compraram

Mitos políticos árabes Enmanuel Sivan

Capa mole

23.08 €

Christmas Pig Rowling Joanne

Livro de capa dura

31.08 €

Adultos En Forma. C Javi Navas

Capa mole

9.81 €

UNIDAD DE LOS CREYENTES, LA SÁNCHEZ MIELGO

Capa mole

33.71 €

Flow Nummer 92 (6/2025) Deutsche Medien-Manufaktur GmbH & Co. KG

Capa mole

7.99 €

Transmetropolitan Tom 1 Warren Ellis

Livro de capa dura

22.98 €

Throne of Glass - Collector Sarah J. Maas

Livro de capa dura

29.56 €

Technológia pre 3. ročník učebného odboru pekár Gabriela Dubová

Capa mole

29.76 €

Redes de maestros : una alternativa para la transformación escolar Marcos Daniel Arias Ochoa

Capa mole

16.70 €

Emegin Sövalyeleri Nazim Alpman

Capa mole

13.46 €

Lucians Dialog A Baar

Capa mole

13.36 €

Calendar girl. Février Audrey Carlan

Capa mole

13.56 €

Pyramis Johann Frantz Griendel

Capa mole

12.45 €

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).

Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).

The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.

Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.

Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.