Contacto
Como comprar
Entrega
Guia de compras
Efficient Test Data Compression and Fault Analysis in VLSI Circuits
Inglês
99 b
Até 30 dias para devoluções
Os clientes também compraram
/
Capa mole
52.47
€
/
Capa mole
12.71
€
/
Capa mole
10.59
€
In higher order SOC (System On Chip) circuit, designs have led to drastic increase in test data volume. Larger test data size demands not only higher memory requirements, but also an increase in testing time. Test data compression addresses this problem by reducing the test data volume without affecting the overall system performance. In this, testable input data (test data) is generated by using Automatic test pattern generation (ATPG) then it is compressed and compressed data stored to memory. To test the particular circuit that time we will decompress the stored memory test data and then decompressed test data given to the Design Under Test (DUT). Finally DUT fault is tested and identified. It proposes a test compression technique using efficient dictionary selection and bitmask method to significantly reduce the testing time and memory requirements. This algorithm giving a best possible test compression of 92% when compared with other compression methods.
Sobre o livro
Inglês
Ofereça este livro hoje
É fácil
1 Adicione ao carrinho e escolha Entregar como presente ao finalizar a compra 2 Receberá um vale 3 O livro chegará ao endereço do destinatárioTambém pode estar interessado em
/
Livro de capa dura
25.52
€
/
Capa mole
18.36
€
/
Capa mole
14.02
€
/
Capa mole
62.87
€
